DESIGN OF HIGH PERFORMANCE 32-BIT CRYPTOGRAPHIC PROCESSOR

Abstract View PDF Download PDF

##plugins.themes.academic_pro.article.main##

Jayarajesh Vattam
Sheetal Jagtap
Sankaraiah Mogaligunta

Abstract

With rapid increases in communication and network applications, Cryptography has become a crucial issue to ensure the security. In this proposed paper a microcode-based architecture with a novel reconfigurable data path which can perform either prime field operations or binary extension field operations for arbitrary prime numbers, irreducible polynomials and precision. The proposed embedded cryptographic Processor architecture could achieve full cryptography algorithm flexibility, High hardware- utilization and High Performance.In particular ASIC solution generally leads to a higher throughput rate at a lower cost, but it is inflexible. To mitigate the gap between GPP & ASIC realizations, application-specific cryptographic processors have been proposed, each with its own instruction-set architecture, data path design and target applications.

##plugins.themes.academic_pro.article.details##

How to Cite
[1]
Jayarajesh Vattam, Sheetal Jagtap, and Sankaraiah Mogaligunta, “DESIGN OF HIGH PERFORMANCE 32-BIT CRYPTOGRAPHIC PROCESSOR”, IEJRD - International Multidisciplinary Journal, vol. 2, no. 2, p. 9, Mar. 2016.

Most read articles by the same author(s)

Obs.: This plugin requires at least one statistics/report plugin to be enabled. If your statistics plugins provide more than one metric then please also select a main metric on the admin's site settings page and/or on the journal manager's settings pages.